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Abstract— This paper demonstrates the integrated com-
parators, hysteresis comparators and sawtooth generators
based on AlGaN/GaN metal insulator semiconductor high
electron mobility transistors (MIS-HEMTs). The integrated
circuits (ICs) exhibit thermal stability from 25 °C to 250 °C
in both static and transient performances. The threshold
voltage (Vth) in depletion (D)-mode MIS-HEMT is modulated
from -8.9 V to -2.4 V to optimize the performance of inte-
grated comparator circuits. The comparator can realize a
large and stable comparison range of 3 V–9 V and a high
voltage swing of 9.1 V, while the hysteresis comparator ex-
hibits a good noise-immunity ability and stable hysteresis
output. The sawtooth generator with the hysteresis com-
parator features a high amplitude (6.1 V) sawtooth signal
at 500 kHz to realize a compact structure applicable to the
high-voltage mixed-signal circuits. These results show the
feasibility of MIS-HEMT monolithic comparator circuits in
conversion systems.
Index Terms— GaN, All-GaN circuit, MIS-HEMTs, thresh-
old voltage modulation, comparator, sawtooth generator.
I. INTRODUCTION
GAN-based devices have emerged as promising candi-dates in power applications due to high-breakdown field,
high-frequency and high-temperature operations [1]-[3]. GaN
integrated circuits have generated smart power platform with
high-power components and mixed-signal functional blocks.
In monolithic ICs, as a fundamental unit for mixed-signal
circuits, the comparator has attracted considerable attention
recently [4]-[7]. The conventional GaN comparator circuits
are based on normally-ON technology which limits the level
This work was supported by the Suzhou Industrial Park Initiative
Platform Development for Suzhou Municipal Key Lab for New Energy
Technology (RR0140), the Suzhou Science and Technology program
(SYG201923), the Key Program Special Fund in XJTLU (KSF-A-05,
KSF-A-12 and KSF-T-07), and the XJTLU Research Development Fund
(RDF-16-02-11). (Corresponding authors: Wen Liu; Cezhou Zhao.)
A. Li, M. Cui, Y. Shen, Z. Li, W. Liu, H. Wen, and C. Zhao are with
the Department of Electrical and Electronic Engineering, Xi’an Jiaotong-
Liverpool University, Suzhou 215123, China, and also of Electrical
Engineering and Electronics, University of Liverpool, Liverpool L69 3GJ,
U.K. (e-mail: Wen.Liu@xjtlu.edu.cn; Cezhou.Zhao@xjtlu.edu.cn).
I. Z. Mitrovic is with the Department of Electrical Engineering and
Electronics, University of Liverpool, Liverpool L69 3GJ, U.K. (e-mail:
ivona@liverpool.ac.uk)
of integration. There have been GaN comparator-based ICs
realized by the F-ion injection technology in pulse width
modulation (PWM) [6], protection circuit [8], [9], and the
normally-OFF technology eliminates the negative voltage driv-
ing and reduces complex. The MIS-HEMT ICs are designed
for driving and protection circuits in high-power conversion
systems since the voltage swing on the Schottky gate of F-
ion injection HEMT can be improved. In particular, compared
with HEMT circuits, AlGaN/GaN MIS-HEMTs have superior
properties for low leakage current and large gate voltage swing
[10], [11], allowing more input tolerance and avoiding the
extra gate protection techniques or a level shifter.
In integrated circuit design, the characteristics of threshold
voltage matching influence the operating range and perfor-
mance or power of the circuit. The conventional MIS-HEMT
ICs with extra insulator-layer lead to an increased magnitude
of threshold voltage in the D-mode device and the mismatch
in D-mode and E-mode devices [12], [13], which only meets
specific requirements for circuits [14], [15]. The digital etching
process in the D-mode gate area by O2 plasma can facilitate
Vth modulation [16]-[18], which improves the flexibility and
high voltage operation of MIS-gate. The modulated MIS-
HEMT ICs are potential for the mixed-signal circuits, espe-
cially for the bootstrap comparator and sawtooth generator.
The GaN functional devices exhibit the high-temperature
feature, and the logic inverter based on MIS-HEMT has been
proven to have thermal stability [19], [20], but a differential
pair structure is required to further suppress the temperature
variation [21] when implementing sensitive circuits, such as
comparators and signal generators. The GaN ICs can allow
applications in high-temperature environments, such as the
electric vehicle, space application, and oil drilling [22].
In this work, we fabricated the GaN comparator, hysteresis
comparator and sawtooth generator with MIS-HEMTs, oper-
ating normally from 25 °C to 250 °C. To improve the per-
formance, the gate control of the D-mode device is enhanced
by the etching process, which solves the mismatch between
the D-mode and E-mode. The threshold voltage modulation
extends the comparison range of comparator circuits and
high amplitude in the sawtooth generator. The MIS-HEMTs
sawtooth generator has a compact topology by eliminating the
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Fig. 1. Schematic cross-section of D/E-mode AlGaN/GaN MIS-HEMTs
structure.
level shifter and gate protection. The feasibility of all-GaN
integrated comparator circuits has been validated using lateral
MIS-HEMTs, especially for high-power and high-temperature
circuit applications.
II. DEVICE FABRICATION AND CHARACTERISTICS
Fig. 1 shows the AlGaN/GaN MIS-HEMTs structure on
a Si(111) substrate. The MIS-HEMTs are composed of the
GaN buffer layer (3.5 µm), GaN channel layer (150 nm),
AlGaN barrier layer (25 nm), and GaN cap layer (3 nm). The
gate-recess process of the E/D-mode devices was defined by
photolithography and then etched by O2 plasma digital etching
for 3 minutes at RF power of 100 W at 60 °C by reactive ion
etching (RIE). After the etching process, the surface treatment
was wet etching in the solution of HCl:H2O (1:10). The
ohmic contact for source and drain of metal Ti/Al/Ni/TiN
(22.5 nm/90 nm/60 nm/60 nm) was prepared by electron-beam
evaporation, followed by rapid thermal annealing (RTA) at
880 ºC for 30 s. Then, a 20 nm Al2O3 gate dielectric layer was
deposited by atomic layer deposition (ALD), and Ni/TiN gate
metal was deposited using electron-beam evaporation. A 100
nm passivation layer SiNx can be formed by plasma-enhanced
chemical vapor deposition (PECVD) to reduce leakage and Al
metal can be used to connect individual devices for the GaN
ICs platform.
The threshold voltage is modulated through the etching
depth of the AlGaN barrier under the gate in the D-mode
device, by implementing O2 plasma digital etching with dif-
ferent cycles [23]. Three chips (No.1, No.2, and No.3) were
fabricated with an etch depth of 10, 14, and 18 nm in D-
mode devices, respectively, and E-mode devices in the three
chips have the same etch depth of 25 nm to fully recess
the barrier. For the electrical characteristics, Fig. 2 shows the
transfer characteristics of D/E-mode MIS-HEMTs in No.1/2/3
devices at room temperature of 25 °C (solid line) and a high
temperature of 250 °C (dash line). At room temperature, the
maximum drain current ID,max of No.1/2/3 device are 608,
424.5, and 97.3 mA/mm (VG = 0 V), and threshold voltages
Vth are -8.9, -6.2 and -2.3 V, respectively. The positive shift
of Vth with increasing the etching depth is caused by the
reduced sheet carrier density [24]. The E-mode device shows
a maximum drain current of 313 mA/mm and a threshold
voltage of +2.7 V. At 250 °C, the Vth of D-mode devices in
Fig. 2. Transfer characteristics of D/E-mode MIS-HEMTs at room
temperature (25 °C) and 250 °C. (a) D-mode devices at different etching
depths (D = 10/14/18 nm). Vth,D of No.1/2/3 = -8.9/-6.2/-2.3 V at 25 °C,
and Vth,D of No.1/2/3 = -8.7/-5.8/-2.2 V at 250 °C. (b) E-mode device
(D = 25 nm). Vth,E = 2.7 V at 25 °C and 2.4 V at 250 °C.
Fig. 3. (a) Circuit schematic, and (b) micro-photograph of the GaN
MIS-HEMTs comparator.
No.1/2/3 is -8.7, -5.8, and -2.2 V, and the output drain currents
are 382, 265.4 and 79.5 mA/mm (VG = 0 V), respectively. The
E-mode device shows a degraded current of 178.3 mA/mm and
a Vth of +2.4 V.
III. GAN COMPARATOR
Fig. 3 (a) shows the circuit diagram and Fig. 3 (b) de-
picts the micro-photograph of the comparator based on GaN
MIS-HEMTs. E-mode MIS-HEMTs M1 and M2 work as
an input pair while load D-mode MIS-HEMTs M3 and M4
act as an output pair, and the current source Ms is a D-
mode MIS-HEMT. The transistors have the gate width Wg =
5/1000/30 µm (M3&M4/M1&M2/Ms).
In the circuit, D-mode loads are modulated by the boot-
strapping mechanism with feedback from the output node.
Specifically, M3 and M4 have a common gate, which is
connected to the output. The sum of left branch current
I1 and right current I2 is equal to the current of Ms (Is).
When V1 (reference voltage VREF)>V2 (input voltage Vin), I1
increases, then the output is logic-high. When V1<V2 circuit
produces logic-low [25], [26].
The GaN comparator is a logic signal circuit, which per-
formance can be determined by the output voltage swing and
comparison range. The maximum output voltage at logic-high
is VOH, and the minimum output voltage at logic-low is VOL.
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Fig. 4. Static voltage transfer curves of comparators with different Vth
of D-mode devices at VDD = 10 V. The threshold voltage of No.1/2/3
circuits are Vth,D-1 = -8.9 V, Vth,D-2 = -6.2 V and Vth,D-3 = -2.3 V,
respectively. Note: Vth,E = +2.7 V for all E-mode devices.
The output voltage swing VSW can be shown as
VSW = VOH − VOL. (1)
In the comparator circuit, the output signals can be fed back
to D-mode loads. The VOH is mainly determined by loads
(M3 and M4) and supply voltage, and VOL is influenced by
the current source. The range indicates the comparison ability
in circuits. The gate voltage of the current source needs to be
tuned to optimize the value of logic-low. Referring to previous
work, for the high input voltage, the HEMT Schottky gate
causes an extra gate current which raises VOL [5]. Using MIS-
HEMT, its low leakage current can significantly mitigate this
phenomenon. Moreover, applying a bias voltage VB ensures
that the Ms works in the linear region when output is logic low.
Then, VS is reduced, and the VOL can be further suppressed
for the unnecessary upward trend. The comparison range
is a region between minimum input voltage and maximum
input voltage, where comparator can switch the output level
accurately. During the transition, D-mode and E-mode devices
work in the saturation region, and their currents match. The
wide input range is important for the accurate operation of the
signal generator circuits and conversion system [7], [27].
The tests of the comparator are conducted with an Aglient
1500A semiconductor analyzer. Fig. 4 shows the results of
comparators on three chips for No.1/2/3 with different Vth,D
at VDD=10 V, which demonstrates that the comparison range
can be improved by increasing Vth,D. The operating voltage
ranges are 4.5–5.4 V, 4.0–5.8 V and 3.0–9.0 V for No.1,
No.2, and No.3 circuits, respectively. The Vth,D of -2.3 V is
seen with the largest range for No.3 circuit. For comparators
No.1 and No.2 which exhibit poor performance, the device Ms
needs a large current to reach the saturation region with the
over negative Vth,D, meaning a large minimum input voltage
is required to realize level switch. The load is difficult to be
saturated with the over negative Vth,D, hence the maximum
input voltage reduces. Therefore, the GaN comparators (No.1
and No.2) exhibit a narrower comparison range.
Fig. 5. Voltage transfer characteristics of the comparator in chip No.3
with different supply voltages VDD = 8, 10 and 12 V.
Fig. 6. Transient output waveforms of the comparator for reference
voltage VREF = 3/4/5/6/7/8/9 V with VDD = 10 V at 500 kHz. The input
voltage Vin is a ramp signal at 500 kHz.
Fig. 5 shows transfer characteristics of comparators in No.3
circuit with the supply voltages of 8 V, 10 V, and 12 V.
The reference voltage VREF is increased by a step of 1 V,
while output voltage Vout is measured at each step. The
comparator can handle a specific comparison range from 3
to 9 V at VDD = 10 V. When VREF<3 V, the reference
voltage is approaching the Vth,E, which cannot operate in the
differential pair. When VREF>9 V, the gate overdrive of the
input differential pair pushes the transistor into the saturation
region, in which the output is not sensitive to VREF anymore.
Moreover, the average voltage swing VSW can reach 9.1 V,
showing the sharp level conversion from high to low.
The duty cycle of output waveforms can be tuned by the
various reference voltages. Fig. 6 shows the transient output
waveforms of the No.3 circuit with a 500 kHz sawtooth input
signal at VREF = 3/4/5/6/7/8/9 V, and the corresponding duty
cycles can be tuned to 30%–90%. The comparator can com-
pare the sawtooth signal with the preset reference voltage and
generate square output with accurate control. These AC results
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Fig. 7. Transient output waveforms of No.1/2/3 circuits with VREF = 5 V
at 500 kHz.
Fig. 8. Transfer curves of GaN comparator in chip No.3 at various
temperatures from 25 °C, 50 °C to 250 °C, with 50 °C/step. VDD is 10 V,
and VREF is varied from 3 V to 9 V with 1 V/step.
of the comparator show a strong capability of wave regulation
using GaN MIS-HEMTs. The MIS-based comparator can be
tuned in a wide operating range from 3 V to 9 V to obtain the
square output because of the large gate swing. In Fig. 7, the
No.3 circuit shows better high/low level and pulse waveforms
compared to No.1 and No.2 circuits. As a result, the transient
output performances are more stable in the higher Vth in the
D-mode device, which generates output voltage waveforms
with a larger voltage swing. For high-temperature tests in the
comparator, the circuit shows stable transfer characteristics
from 25 °C to 250 °C as displayed in Fig. 8. The MIS-based
structure and differential block introduced in the comparator
circuit suppresses the temperature drifts. Thus, the comparator
circuit demonstrates its thermal reliability and feasibility for
high-temperature applications.
Under duty cycle modulation, the circuit exhibits good lin-
earity at high frequency and high temperature, being evidenced
by strong gate-control ability at a high Vth,D. The stable
operating state allows further implementation of pulse control
on the hysteresis comparator and PWM.
Fig. 9. (a) Hysteresis comparator circuit configuration and theoret-
ical output waveform. (b) Transfer curves measured with R1/RFB =
100 kΩ/30 kΩ. VREF = 5/6/7/8 V, VDD = 10 V.
Fig. 10. The noise testing of comparator and hysteresis comparator at
VREF = 5 V. (a) Input signal, (b) output signal without hysteresis, and
(c) output signal with hysteresis.
IV. HYSTERESIS COMPARATOR
For the general comparator, the noise signal might lead to an
unstable output when Vin is near the reference voltage. Thus,
a more stable hysteresis comparator is required for noise-
sensitive cases, such as signal generating circuits of the gate
driver. Its positive feedback provides a bistable characteristic,
which overcomes noise interference. A signal cycle of the
sawtooth wave can be separated into two stages, the rising
and falling stage [28]. The circuit configuration and theoretical
characteristics are shown in Fig. 9 (a). The output will toggle
at the crossover voltage (Vth+ or Vth-) of each stage, which
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Fig. 11. Transient output waveforms of the hysteresis comparator circuit
in different duty cycles at 500 kHz.















∆V = Vth+ − Vth− =
RFB
R1 +RFB
(VOH − VOL) . (4)
The difference of the switching thresholds (∆V) represents the
amount of hysteresis based on equation (4), and this hysteresis
band can be tuned by changing the values of R1 and RFB. The
GaN hysteresis comparator is the same as in Fig. 3 but with
an external feedback unit.
The voltage transfer curves are shown in Fig. 9 (b) with
VDD = 10 V and R1/RFB = 100 kΩ/30 kΩ. The hysteresis
comparator allows the reference to vary from 5 V to 8 V,
while the reduced reference voltage range is tuned by posi-
tive/negative crossover voltage compared with the comparator
circuit. The amount of hysteresis (∆V) remains steady with the
increase of reference voltage, when the crossover voltage shifts
forward. This indicates that the hysteresis comparator has the
benefit for noise-immunity. Fig. 10 (a) shows the noise-applied
sawtooth input signal by function generator Agilent 33120A,
and Fig. 10 (b) and (c) are the characteristics of high noise-
immunity in comparators without/with hysteresis, respectively.
Compared with the normal comparator, the hysteresis com-
parator shows a stable state and anti-noise ability. Due to
the frequency limitation of interference signal generator, the
sawtooth noise-signal are produced at 100 kHz.
The AC characteristics of the hysteresis comparator illus-
trate the pulse modulation with various reference voltages, as
shown in Fig. 11. By adjusting VREF, the duty cycle can be
tuned from 50% to 90%, due to the limitation of hysteresis.
The hysteresis comparator features a wave-shaping ability,
that can obtain a steep rectangular wave. This shaping ability
provides strong reliability to resist overshoot spikes and signal
noise. Moreover, Fig. 12 demonstrates the transfer curves
obtained from 25 °C to 250 °C with very small deviation,
confirming the thermal reliability of the hysteresis comparator.
Fig. 12. Output performances of hysteresis comparator at different
temperatures from RT to 250 °C (a) DC tests (b) AC tests at 500 kHz.
Fig. 13. (a) Circuit schematic of the GaN MIS-HEMTs sawtooth
generator and (b) Measurement setup.
Based on the square output characteristics, the hysteresis
comparators have been widely used in wave shaping circuits
and pulse generator.
V. SAWTOOTH GENERATOR
The sawtooth generator has two blocks, a hysteresis com-
parator followed by a charging unit, with positive feedback
from comparator output (Vclk-1) and negative feedback from
sawtooth generator output (Vsaw), shown in Fig. 13 (a). The
measurement setup is illustrated in Fig. 13 (b), where the
sawtooth waveform generator is composed of the circuit on
GaN chip and off-chip passive part. The GaN comparator
in Fig. 13 (b) has the same transistor sizes as in Fig. 3.
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The GaN D-mode devices M5 and M7 (Wg = 10 µm)
work as the loads while the E-mode devices M6 and M8
(Wg = 1000 µm) act as input drivers. The output of the
hysteresis comparator is applied to the charging unit, and the
signal is enhanced by a two-level inverter. When Vclk-1 is logic-
high, DC supply charges the capacitor until the Vsaw reaches
the crossover voltage (Vth+), which toggles the output to logic
low. When Vclk-1 is logic-low, the capacitor can be discharged,
decreasing the Vsaw to the crossover voltage (Vth-), then
another charge-discharge cycle starts [6, 28]. Consequently, the
periodic sawtooth waveforms are generated, and the charging
and discharging speeds are determined by the charging current
through M7 and discharging current through M8, respectively.
The oscillation generates a specific frequency sawtooth signal,





where T1 is the charging time and T2 is the discharging time,









where Īc is the average charging current determined by M7,
and the average discharging current Īdis is determined by M8.
The charging and discharging time ratio can be tuned by output





· Ic · Idis
Ic + Idis
(8)
Based on equation (5)-(8), the increase of current reduces
charge/discharge time, leading to a rise in frequency. The
symmetry of the sawtooth waveform is related to the charging
time T1 and discharging time T2.
This approximately 501.2 kHz frequency is tuned by ca-
pacitor C = 2.5 nF and R1/RFB = 50 kΩ/100 kΩ based on
equation (8). The signal amplitude can be adjusted by the
ratio, which is equal to ∆V of the hysteresis comparator.
A higher ratio achieves greater amplitude but reduces the
control ability of reference voltage. Therefore, the sawtooth
generator circuit satisfies the measurement to get the high ratio
of R1/RFB. Fig. 14 shows the characteristics of the sawtooth
generator, including sawtooth signal Vsaw and hysteresis output
Vout-Hy at 500 kHz. The modulated Vth,D ensures the wide
comparison range in the comparator circuit and large sawtooth
signal amplitude ∆V. The more negative voltages of Vth,D
in No.1 and No.2 circuits limit the sawtooth-signal operating
states, which gives distorted waveforms. By contrast, the more
standard and rectangular waveforms in No.3 circuit provide
accurate regulation in both the charge and discharge process
and thus gives the highest output amplitude of 6.1 V. Moreover,
the Vth,D can affect the charging time by the current in M7.
The increase of Vth,D can reduce the charging current of M7
so the charging/discharging ratio varies, resulting in a different
symmetry in the output waveform.
Fig. 14. Dynamic waveforms of the sawtooth generator at 500 kHz
(dash line: Vclk-2) and DC performance of hysteresis comparator with
No.1/No.2/No.3 circuits and hysteresis amount are ∆V1= 4.1 V, ∆V2=
5.6 V, and ∆V3= 6.1 V.
For high-temperature tests in Fig. 15 (a), the signals in
the No.3 circuit produce the stable amplitude of 6.1, 6.0,
5.9, 5.7, 5.6, 5.5 V from RT, 50 °C to 250 °C, respectively
with 50 °C/step. The modulated comparator circuit shows the
suppression temperature drift to produce the stable clock pulse,
leading to high amplitude in the sawtooth generator circuit.
Although high-temperature tests show a slight reduction of
frequency due to the degradation of current, the circuit still
maintains a large amplitude for 5.5 V and frequency of
420 kHz at 250 °C, as shown in Fig. 15 (b). Meanwhile,
in the charging unit, the ratio of charging and discharging
time has a slight variation because of current degradation at
different temperatures based on equation (8), which leads to
the waveform symmetry varying in an acceptable range. Thus,
the logic sawtooth generator shows stable high-temperature
output characteristics. For GaN sawtooth generator circuits, a
large gate swing in MIS-HEMT allows a high input voltage
so that the level shifter between stages is not necessary.
This topology provides more compact solution for signal
conversion and power converter. The charging unit with a two-
level inverter guarantees the same phase and stable output,
which isolates two units and provides controllable charg-
ing/discharging currents. Moreover, the sawtooth generator
shows good thermal reliability, leading to the high-temperature
applications in mixed-signal electronic systems.
VI. CONCLUSION
The comparator, hysteresis comparator and sawtooth gen-
erator have been fabricated using E-mode MIS-HEMT tech-
nology with successful operation at high temperatures up
to 250 °C. The threshold voltage modulation of D-mode
MIS-HEMTs improves comparison range as well as voltage
swing of associated circuits while producing high amplitude
output in the sawtooth generator. The circuits also exhibit
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Fig. 15. High-temperature tests (a) GaN MIS-HEMTs sawtooth gener-
ator from RT, 50 °C to 250 °C with 50 °C/step. (b) The frequency and
∆V versus temperatures. From RT to 250 °C, the frequencies observed
are 501.2, 492.3, 470.5, 455.7, 432.2, and 420.1 kHz; the ∆V are 6.1,
6.0, 5.9, 5.6, 5.5 and 5.5 V.
high-temperature reliability. Furthermore, the results prove
the feasibility of GaN MIS-HEMTs for all-GaN monolithic
integration to realize compact solutions for power conversion
and mixed-signal processing.
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